View S6C1108_8926284.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

6 bit 384 channel rsds tft-lcd source driver nov. 2002. ver. 0.2 S6C1108
S6C1108 6 bit 384 channel rsds source driver 2 introduction the S6C1108 is a source driver suitable for reduced swing differential signaling(rsds) digital interface. it converts 18-bit digital data into the analog voltage for 384 channels, charging each sub-pixel to the correct gray level corresponding to the digital value. the rsds path to the panel timing controller contributes toward lowering radiated emi, reducing system power consumption and eliminates one of the two pixel busses used in typical xga, sxga tft lcd panels. this single 9-bit differential bus conveys the 18-bit color data for xga, sxga panels. features ? tft active matrix lcd source driver lsi ? 64g/s is possible through 14(7 by 2) external power supply and d/a converter ? both dot inversion display and n-line inversion display are possible ? compatible with gamma-correction ? charge sharing function ? logic supply voltage[vdd1] : 2.7 to 3.6 v ? lcd driver supply voltage[vdd2] : 7.0 to 12.0 v ? output dynamic range: vss2+0.2v to vdd2-0.2v ? maximum operating frequency: fmax=85 mhz (internal data transmission rate at 2.7 v operation) ? output: 384 outputs ? reduced swing differential signaling(rsds) interface for low power consumption and low emi. ? minimum rsds input swing level(clkp, clkn, datap, datan): 100mv ? data bus interface control pin (datpol) ? tcp or cof supported
6 bit 384 channel rsds source driver S6C1108 3 block diagram output buffer r-dac data latches 128 bit shift register pol vgma1 to vgma14 data register clk1 rsds receiver d00p d00n d01p d01n d22p d22n clkp clkn shl 6 6 6 6 6 6 dio1 dio2 6 6 6 6 6 6 y1 y2 y3 y382 y383 y384 datpol 14 figure 1. S6C1108 block diagram
S6C1108 6 bit 384 channel rsds source driver 4 pin assignments testi1 testo1 dio1 d00n d00p d01n d01p d02n d02p y1 y2 y3 y4 y5 y6 y7 y8 y10 y11 y12 y372 y373 y374 y375 y376 y377 y378 y379 y380 y381 y382 y383 y384 y9 pol clk1 clkn clkp vss1 vgma1 vgma2 vgma3 vgma4 vgma5 vss2 vdd2 vgma8 vgma9 vgma10 vgma11 vgma12 shl vdd1 d10n d10p d11n d11p d12n d12p d20n d20p d21n d21p d22n d22p dio2 testo2 testi2 datpol S6C1108 output 384 input 48 vgma6 vgma7 vgma13 vgma14 figure 2. S6C1108 pin assignments
6 bit 384 channel rsds source driver S6C1108 5 pin descriptions symbol pin name description vdd1 logic power supply 2.7 to 3.6 v vdd2 driver power supply 7.0 to 12.0 v vss1 logic ground ground (0 v) vss2 driver ground ground (0 v) y1 to y384 driver outputs the d/a converted 64 gray-scale analog voltage is output. d0p<0:2> d0n<0:2> d1p<0:2> d1n<0:2> d2p<0:2> d2n<0:2> rsds data input total data lines consist of 18 data bus. (6-bit digital, 3 colors(r, g, b) and 2 differential input pairs) the 3-bit differential input pairs generate the internal 6-bit data through the comparison between dxxp and dxxn. shl shift direction control input this pin controls the direction of shift register in cascade connection. when shl=h: dio1 input, y1 y384, dio2 output when shl=l: dio2 input, y384 y1, dio1 output dio1 start pulse input/output shl=h: used as the start pulse input pin. shl=l: used as the start pulse output pin. dio2 start pulse input/output shl=h: used as the start pulse output pin. shl=l: used as the start pulse input pin. datpol data inversion input datpol= l: no inversion datpol= h: data polarity inversion ( datpol must be fixed vss1 or vdd1.) pol polarity input pol=h: the reference voltage for odd number outputs are vgma1 to vgma7 and those for even number outputs are vgma8 to vgma14. pol=l: the reference voltage for odd number outputs are vgma8 to vgma14 and those for even number outputs are vgma1 to vgma7. clkp clkn rsds shift clock input the rsds clock input pairs generate the internal shift clock, clk2, through the comparison between clkp and clkn. clk1 latch input S6C1108 clears 128 shift registers at the rising edge of clk1 and outputs the analog data to the each channel at the falling edge. vgma1 to vgma14 gamma corrected power supplies input the gamma corrected power supplies from external source. vdd2>vgma1>vgma2> >vgma13>vgma14>vss2 keep power supplies unchanged during the gray-scale voltage output. testi1/o1, testi2/o2 amp test input/output these pins are used for amp test. testi1(=testi2)=l : normal operation mode
S6C1108 6 bit 384 channel rsds source driver 6 operation description rsds receiver and demux the S6C1108 adapts the rsds interface for emi solution. the internal rsds receiver block operates the comparison between the transmitted differential input pair data. the input data lines from the timing controller to the rsds receiver consist of 6-bit digital, 3 colors, 1 port, 2 differential pairs(dxxp/dxxn). the input common mode voltage range at the rsds receiver is 1.2v. the differential data and clock signals from the panel timing controller arrive at the S6C1108 as multiplexed, even and odd data fields. (i.e., the data is 2:1 multiplexed). the nominal peak to peak swing of this data is 200mv across a termination resistor. rsds data bus interface control datpol controls the internal data inversion. when datpol=?h?, the internal data is inverted. the inverted data is the same that the rsds receiver operates the comparison between the cross-transmitted differential input pair data. using the data inversion input pin, datpol, the rsds data bus interface can be changed. display data transfer when dio1 (or dio2) pulse is loaded into the internal latch on the falling edge of clkp, dio1 (or dio2) pulse enables the operation of data transfer, so display data is valid on the 2nd falling edge of clkp. once all the data of 384 channels is loaded into internal latch, it goes into stand-by state automatically, and any new data is not accepted even though clkp is provided until next dio1 (or dio2) input. when next dio1 (or dio2) is provided, new display data is valid on the 2nd falling edge of clkp after the rising edge of dio1 (or dio2). extension of output output pin can be adjusted to an extended screen by cascade connection. when shl="l", connect dio1 pin of the previous stage to the dio2 pin of the next stage and all the input pins except dio1 and dio2 are connected together in each device. when shl="h", connect dio2 pin of the previous stage to the dio1 pin of the next stage and all the input pins except dio2 and dio1 are connected together in each device. relationship between input data value and output voltage the lcd drive output voltages are determined by the input data and 14 (7 by 2) gamma corrected power supplies (vgma1 to vgma14). besides, to be able to deal with dot line inversion when mounted on a single- side, gradation voltages with different polarity can be output to the odd number output pins and the even number output pins. among 7-by-2 gamma corrected voltages, input gray-scale voltages of the same polarity with respect to the common voltage, for the respective 7 gamma corrected voltages of vgma1 to vgma7 and vgma8 to vgma14.
6 bit 384 channel rsds source driver S6C1108 7 vcom input data vgma1 vgma3 vgma4 vgma5 vgma7 vgma14 00h 08h 10h 18h 20h 28h 30h 38h 3fh vss2 vdd2 vgma11 vgma10 vgma9 vgma2 vgma6 vgma8 vgma13 vgma12 figure 3. gamma correction curve
S6C1108 6 bit 384 channel rsds source driver 8 table 1. resistor strings (r0 to r62, unit: ? ? ? ? ) name value name value name value name value r0 2008 r16 169 r32 88 r48 85 r1 1307 r17 156 r33 86 r49 88 r2 958 r18 149 r34 84 r50 92 r3 731 r19 140 r35 83 r51 97 r4 606 r20 133 r36 81 r52 103 r5 507 r21 126 r37 81 r53 110 r6 431 r22 122 r38 81 r54 118 r7 373 r23 119 r39 81 r55 126 r8 328 r24 115 r40 81 r56 136 r9 292 r25 112 r41 81 r57 152 r10 263 r26 108 r42 81 r58 187 r11 243 r27 104 r43 81 r59 234 r12 226 r28 101 r44 81 r60 289 r13 209 r29 97 r45 83 r61 384 r14 195 r30 94 r46 84 r62 508 r15 181 r31 90 r47 84 total r : 14823 ? vgma1 external gamma correction voltage generating circuit ic internal circuits vgma7 data 3fh 00h 3fh 00h r5_6 (2201 ? ) r4_5 (1321 ? ) r3_4 (1935 ? ) r2_3 (6850 ? ) vgma6 vgma5 vgma4 vgma3 vgma2 vgma8 vgma14 r10_11 (1321 ? ) r9_10 (2201 ? ) vgma13 vgma12 vgma11 vgma10 vgma9 r11_12 (1935 ? ) r12_13 (6850 ? ) the S6C1108 has on-chip dividing resistors. the gamma correction voltage input pins are divided into two parts. each part is connected in series with resistors. each of these resistor series has a total typical value of 14823 ? . note that since these voltages are resistor divided internally, the voltages applied to the vgman pins should be applied through a low-impedance circuit. if the voltages are directly applied by the resistor divider, the desired output voltages may not result (recommend you to use operational amplifier).
6 bit 384 channel rsds source driver S6C1108 9 table 2. relationship between input data and output voltage value input data dx5 dx4 dx3 dx2 dx1 dx0 g/s output voltage 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 1 0 00h 01h 02h 03h 04h 05h 06h 07h 0 0 0 1 1 1 vh0 vh1 vh2 vh3 vh4 vh5 vh6 vh7 vgma1 vgma2 vgma2+(vgma3-vgma2) 1307/6850 vgma2+(vgma3-vgma2) 2265/6850 vgma2+(vgma3-vgma2) 2996/6850 vgma2+(vgma3-vgma2) 3602/6850 vgma2+(vgma3-vgma2) 4109/6850 vgma2+(vgma3-vgma2) 4540/6850 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 0 1 0 1 1 0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 0 08h 09h 0ah 0bh 0ch 0dh 0eh 0fh 0 0 1 1 1 1 vh8 vh9 vh10 vh11 vh12 vh13 vh14 vh15 vgma2+(vgma3-vgma2) 4913/6850 vgma2+(vgma3-vgma2) 5241/6850 vgma2+(vgma3-vgma2) 5533/6850 vgma2+(vgma3-vgma2) 5796/6850 vgma2+(vgma3-vgma2) 6039/6850 vgma2+(vgma3-vgma2) 6265/6850 vgma2+(vgma3-vgma2) 6474/6850 vgma2+(vgma3-vgma2) 6669/6850 0 1 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 10h 11h 12h 13h 14h 15h 16h 17h 0 1 0 1 1 1 vh16 vh17 vh18 vh19 vh20 vh21 vh22 vh23 vgma3 vgma3+(vgma4-vgma3) 169/1935 vgma3+(vgma4-vgma3) 325/1935 vgma3+(vgma4-vgma3) 474/1935 vgma3+(vgma4-vgma3) 614/1935 vgma3+(vgma4-vgma3) 747/1935 vgma3+(vgma4-vgma3) 873/1935 vgma3+(vgma4-vgma3) 995/1935 0 1 1 0 0 0 0 1 1 0 0 1 0 1 1 0 1 0 0 1 1 0 1 1 0 1 1 1 0 0 0 1 1 1 0 1 0 1 1 1 1 0 18h 19h 1ah 1bh 1ch 1dh 1eh 1fh 0 1 1 1 1 1 vh24 vh25 vh26 vh27 vh28 vh29 vh30 vh31 vgma3+(vgma4-vgma3) 1114/1935 vgma3+(vgma4-vgma3) 1229/1935 vgma3+(vgma4-vgma3) 1341/1935 vgma3+(vgma4-vgma3) 1449/1935 vgma3+(vgma4-vgma3) 1553/1935 vgma3+(vgma4-vgma3) 1654/1935 vgma3+(vgma4-vgma3) 1751/1935 vgma3+(vgma4-vgma3) 1845/1935 note: vdd2>vgma1>vgma2>vgma3>vgma4>vgma5>vgma6>vgma7
S6C1108 6 bit 384 channel rsds source driver 10 table 2. relationship between input data and output voltage value (continued) input data dx5 dx4 dx3 dx2 dx1 dx0 g/s output voltage 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 1 0 1 0 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 1 1 0 0 1 1 0 20h 21h 22h 23h 24h 25h 26h 27h 1 0 0 1 1 1 vh32 vh33 vh34 vh35 vh36 vh37 vh38 vh39 vgma4 vgma4+(vgma5-vgma4) 88/1321 vgma4+(vgma5-vgma4) 174/1321 vgma4+(vgma5-vgma4) 258/1321 vgma4+(vgma5-vgma4) 341/1321 vgma4+(vgma5-vgma4) 422/1321 vgma4+(vgma5-vgma4) 503/1321 vgma4+(vgma5-vgma4) 584/1321 1 0 1 0 0 0 1 0 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 0 0 1 0 1 1 0 1 1 0 1 1 1 0 28h 29h 2ah 2bh 2ch 2dh 2eh 2fh 1 0 1 1 1 1 vh40 vh41 vh42 vh43 vh44 vh45 vh46 vh47 vgma4+(vgma5-vgma4) 665/1321 vgma4+(vgma5-vgma4) 746/1321 vgma4+(vgma5-vgma4) 827/1321 vgma4+(vgma5-vgma4) 908/1321 vgma4+(vgma5-vgma4) 989/1321 vgma4+(vgma5-vgma4) 1070/1321 vgma4+(vgma5-vgma4) 1153/1321 vgma4+(vgma5-vgma4) 1237/1321 1 1 0 0 0 0 1 1 0 0 0 1 1 1 0 0 1 0 1 1 0 0 1 1 1 1 0 1 0 0 1 1 0 1 0 1 1 1 0 1 1 0 30h 31h 32h 33h 34h 35h 36h 37h 1 1 0 1 1 1 vh48 vh49 vh50 vh51 vh52 vh53 vh54 vh55 vgma5 vgma5+(vgma6-vgma5) 85/2201 vgma5+(vgma6-vgma5) 173/2201 vgma5+(vgma6-vgma5) 265/2201 vgma5+(vgma6-vgma5) 362/2201 vgma5+(vgma6-vgma5) 465/2201 vgma5+(vgma6-vgma5) 575/2201 vgma5+(vgma6-vgma5) 693/2201 1 1 1 0 0 0 1 1 1 0 0 1 1 1 1 0 1 0 1 1 1 0 1 1 1 1 1 1 0 0 1 1 1 1 0 1 1 1 1 1 1 0 38h 39h 3ah 3bh 3ch 3dh 3eh 3fh 1 1 1 1 1 1 vh56 vh57 vh58 vh59 vh60 vh61 vh62 vh63 vgma5+(vgma6-vgma5) 819/2201 vgma5+(vgma6-vgma5) 955/2201 vgma5+(vgma6-vgma5) 1107/2201 vgma5+(vgma6-vgma5) 1294/2201 vgma5+(vgma6-vgma5) 1528/2201 vgma5+(vgma6-vgma5) 1817/2201 vgma6 vgma7
6 bit 384 channel rsds source driver S6C1108 11 table 2. relationship between input data and output voltage value (continued) input data dx5 dx4 dx3 dx2 dx1 dx0 g/s output voltage 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 1 0 00h 01h 02h 03h 04h 05h 06h 07h 0 0 0 1 1 1 vl0 vl1 vl2 vl3 vl4 vl5 vl6 vl7 vgma14 vgma13 vgma13+(vgma12-vgma13) 1307/6850 vgma13+(vgma12-vgma13) 2265/6850 vgma13+(vgma12-vgma13) 2996/6850 vgma13+(vgma12-vgma13) 3602/6850 vgma13+(vgma12-vgma13) 4109/6850 vgma13+(vgma12-vgma13) 4540/6850 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 0 1 0 1 1 0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 0 08h 09h 0ah 0bh 0ch 0dh 0eh 0fh 0 0 1 1 1 1 vl8 vl9 vl10 vl11 vl12 vl13 vl14 vl15 vgma13+(vgma12-vgma13) 4913/6850 vgma13+(vgma12-vgma13) 5241/6850 vgma13+(vgma12-vgma13) 5533/6850 vgma13+(vgma12-vgma13) 5796/6850 vgma13+(vgma12-vgma13) 6039/6850 vgma13+(vgma12-vgma13) 6265/6850 vgma13+(vgma12-vgma13) 6474/6850 vgma13+(vgma12-vgma13) 6669/6850 0 1 0 0 0 0 0 1 0 0 0 1 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 10h 11h 12h 13h 14h 15h 16h 17h 0 1 0 1 1 1 vl16 vl17 vl18 vl19 vl20 vl21 vl22 vl23 vgma12 vgma12+(vgma11-vgma12) 169/1935 vgma12+(vgma11-vgma12) 325/1935 vgma12+(vgma11-vgma12) 474/1935 vgma12+(vgma11-vgma12) 614/1935 vgma12+(vgma11-vgma12) 747/1935 vgma12+(vgma11-vgma12) 873/1935 vgma12+(vgma11-vgma12) 995/1935 0 1 1 0 0 0 0 1 1 0 0 1 0 1 1 0 1 0 0 1 1 0 1 1 0 1 1 1 0 0 0 1 1 1 0 1 0 1 1 1 1 0 18h 19h 1ah 1bh 1ch 1dh 1eh 1fh 0 1 1 1 1 1 vl24 vl25 vl26 vl27 vl28 vl29 vl30 vl31 vgma12+(vgma11-vgma12) 1114/1935 vgma12+(vgma11-vgma12) 1229/1935 vgma12+(vgma11-vgma12) 1341/1935 vgma12+(vgma11-vgma12) 1449/1935 vgma12+(vgma11-vgma12) 1553/1935 vgma12+(vgma11-vgma12) 1654/1935 vgma12+(vgma11-vgma12) 1751/1935 vgma12+(vgma11-vgma12) 1845/1935 note: vgma8>vgma9>vgma10>vgma11>vgma12> vgma13>vgma14>vss2
S6C1108 6 bit 384 channel rsds source driver 12 table 2. relationship between input data and output voltage value (continued) input data dx5 dx4 dx3 dx2 dx1 dx0 g/s output voltage 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 1 0 1 0 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 1 1 0 0 1 1 0 20h 21h 22h 23h 24h 25h 26h 27h 1 0 0 1 1 1 vl32 vl33 vl34 vl35 vl36 vl37 vl38 vl39 vgma11 vgma11+(vgma10-vgma11) 88/1321 vgma11+(vgma10-vgma11) 174/1321 vgma11+(vgma10-vgma11) 258/1321 vgma11+(vgma10-vgma11) 341/1321 vgma11+(vgma10-vgma11) 422/1321 vgma11+(vgma10-vgma11) 503/1321 vgma11+(vgma10-vgma11) 584/1321 1 0 1 0 0 0 1 0 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 0 0 1 0 1 1 0 1 1 0 1 1 1 0 28h 29h 2ah 2bh 2ch 2dh 2eh 2fh 1 0 1 1 1 1 vl40 vl41 vl42 vl43 vl44 vl45 vl46 vl47 vgma11+(vgma10-vgma11) 665/1321 vgma11+(vgma10-vgma11) 746/1321 vgma11+(vgma10-vgma11) 827/1321 vgma11+(vgma10-vgma11) 908/1321 vgma11+(vgma10-vgma11) 989/1321 vgma11+(vgma10-vgma11) 1070/1321 vgma11+(vgma10-vgma11) 1153/1321 vgma11+(vgma10-vgma11) 1237/1321 1 1 0 0 0 0 1 1 0 0 0 1 1 1 0 0 1 0 1 1 0 0 1 1 1 1 0 1 0 0 1 1 0 1 0 1 1 1 0 1 1 0 30h 31h 32h 33h 34h 35h 36h 37h 1 1 0 1 1 1 vl48 vl49 vl50 vl51 vl52 vl53 vl54 vl55 vgma10 vgma10+(vgma9-vgma10) 85/2201 vgma10+(vgma9-vgma10) 173/2201 vgma10+(vgma9-vgma10) 265/2201 vgma10+(vgma9-vgma10) 362/2201 vgma10+(vgma9-vgma10) 465/2201 vgma10+(vgma9-vgma10) 575/2201 vgma10+(vgma9-vgma10) 693/2201 1 1 1 0 0 0 1 1 1 0 0 1 1 1 1 0 1 0 1 1 1 0 1 1 1 1 1 1 0 0 1 1 1 1 0 1 1 1 1 1 1 0 38h 39h 3ah 3bh 3ch 3dh 3eh 3fh 1 1 1 1 1 1 vl56 vl57 vl58 vl59 vl60 vl61 vl62 vl63 vgma10+(vgma9-vgma10) 819/2201 vgma10+(vgma9-vgma10) 955/2201 vgma10+(vgma9-vgma10) 1107/2201 vgma10+(vgma9-vgma10) 1294/2201 vgma10+(vgma9-vgma10) 1528/2201 vgma10+(vgma9-vgma10) 1817/2201 vgma9 vgma8
6 bit 384 channel rsds source driver S6C1108 13 absolute maximum ratings table 3. absolute maximum ratings (vss1 = vss2 = 0 v) parameter symbol ratings unit logic supply voltage vdd1 -0.3 to 4.0 v driver supply voltage vdd2 -0.3 to 13.0 v vgma1 to 14 -0.3 to vdd2 + 0.3 testi1, testi2 -0.3 to vdd2 + 0.3 input voltage others -0.3 to vdd1 + 0.3 v dio1, dio2 -0.3 to vdd1 + 0.3 output voltage y1 to y384 -0.3 to vdd2 + 0.3 v operating power dissipation pd 300 mw operation temperature top -20 to 75 c storage temperature tstg -55 to 125 c cautions: if lsis are stressed beyond those listed above ?absolute maximum ratings?, they may be permanently destroyed. these are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated under ?recommended operating conditions? is not implied. exposure to absolute maximum rated conditions for extended periods may affect device reliability. turn on power order: vdd1 control signal input vdd2 vgma1 to vgma14 turn off power order: vgma1 to vgma14 vdd2 control signal input vdd1 recommended operation conditions table 4. recommended operation conditions (ta = - 20 to 75 c, vss1 = vss2 = 0 v) parameter symbol min. typ. max. unit logic supply voltage vdd1 2.7 3.0 3.6 v driver supply voltage vdd2 7.0 10.0 12.0 v vgma1 to vgma7 0.5vdd2 - vdd2 - 0.2 v gamma corrected voltage vgma8 to vgma14 vss2+ 0.2 - 0.5vdd2 v driver part output voltage vyo vss2+ 0.2 - vdd2 - 0.2 v maximum clock frequency fmax vdd1 = 2.7v 85 mhz output load capacitance cl - - 150 pf / pin
S6C1108 6 bit 384 channel rsds source driver 14 dc characteristics table 5 . dc characteristics (ta = -20 to 75 c, vdd1 = 2.7 to 3.6 v, vdd2 = 7.0 to 12.0 v, vss1 = vss2 = 0) parameter symbol condition min. typ. max. unit high level input voltage vih 0.7vdd1 - vdd1 low level input voltage vil vss1 - 0.3vdd1 v input leakage current il1 shl, clk1, pol, datpol, dio1 (dio2) - 1 - 1 testi input leak current il2 testi1(testi2) - 1 - 1 a high level output voltage voh dio1(dio2), io = - 1.0 ma vdd1 - 0.5 - - low level output voltage vol dio1(dio2), io = + 1.0 ma - - 0.5 v resistance between gamma voltage r0 to r62 refer to table 1. resistor strings rn 0.7 rn 1.3 ? ivoh1 vdd2 = 10.0 v, vx (1) = 5.0 v, vyo (2) = 9.0 v - - 0.8 - 0.4 driver output current ivol1 vdd2 = 10.0 v, vx = 5.0 v, vyo = 1.0 v 0.4 0.8 - ma vdd2 = 10.0v vyo = 1.5 v ~ 8.5 v - 3 10 output swing voltage difference deviation dvrms (3) vdd2 = 10.0v vyo = 0.2 v ~ 1.5 v vyo = 8.5 v ~ 9.8 v - - 30 vdd2 = 10.0v vyo = 1.5 v ~ 8.5 v - 20 30 output pin voltage difference deviation dvo vdd2 = 10.0v vyo = 0.2 v ~ 1.5 v vyo = 8.5 v ~ 9.8 v - 30 - mv output average voltage avo vdd2 = 10.0v dxx = 20h (32 g/s) - - 7 mv output voltage range vyo input data: 00h to 3fh vss2 + 0.2 - vdd2 - 0.2 v logic part dynamic current idd1 vdd1 = 3.0 v (4) - - 6 idd2 vdd2 = 10.0v load condition 120pf (5)(6) - - 25 driver part dynamic current idd3 vdd2 = 10.0v no load condition (5)(7) - - 15 ma notes: 1. vx is the voltage applied to analog output pins y1 to y384. 2. vyo is the output voltage of analog output pins y1 to y384. 3. dvrms = max. deviation of (vhx-vlx) vhx; the x gray level positive polarity driver output voltage vlx; the x gray level negative polarity driver output voltage 4. clk1 period = 20.68 s raster cycle at fclkp = 65 mhz, input data pattern = 1010 , (checkerboard pattern) alternating data pattern per clkp, ta = 25 c.
6 bit 384 channel rsds source driver S6C1108 15 5. clk1 period = 20.68 s raster cycle at fclkp = 65 mhz, input data 00h fixed, alternating pol per raster cycle and vgma1 = vdd2-0.2v, vgma14 = vss2 + 0.2v fixed, ta = 25 c. 6. yout load condition : 120pf(tester load). refer to figure 4. 7. yout load condition : no load(yout open). refer to figure 4. vdd1 vdd2 vss2 vss1 y1 y2 y384 dut dut : device under test 0v a a vdd1 vdd2 idd1 idd2 idd3 120pf figure 4. yout load condition(idd2&3)
S6C1108 6 bit 384 channel rsds source driver 16 rsds characteristics table 6 . rsds characteristics (ta = - 20 to 75 c, vdd1 = 2.7 to 3.6 v, vdd2 = 7.0 to 12.0 v, vss1 = vss2 = 0) parameter symbol condition min. typ. max. unit rsds high input voltage vih rsds vcm rsds = + 1.1 v (1) 100 200 - rsds low input voltage vil rsds vcm rsds = + 1.1 v (1) - - 200 - 100 mv rsds common mode input voltage range vcm rsds vih rsds =+100 mv vil rsds =-100mv (2) 0.9 - 1.3 v rsds input leakage current idl dxxp, dxxn, clkp, clkn - 10 - 10 a notes: 1. vcm rsds = (vclkp + vclkn) / 2 or vcm rsds = (vdxxp + vdxxn) / 2 2. the positive sign means that dxxp(or clkp) is higher than rsds ground dxxn(or clkn). the negative sign means that dxxp(or clkp) is lower than rsds ground dxxn(or clkn). v rsds n v rsds p vihrsds vilrsds (v rsds p)-(v rsds n) vihrsds 0 v vcmrsds gnd vilrsds figure 5. rsds signal definition
6 bit 384 channel rsds source driver S6C1108 17 ac characteristics table 7. ac characteristics (ta = - 20 to 75 c, vdd1 = 2.7 to 3.6 v, vdd2 = 7.0 to 12.0 v, vss1 = vss2 = 0 v) parameter symbol condition min. typ. max. unit clock pulse width pwclk - 11.7 - - clock pulse low period pwclk(l) - 4 - - clock pulse high period pwclk(h) - 4 - - data setup time tsetup1 (1) 2 - - data hold time thold1 (1) 0 - - start pulse setup time tsetup2 (1) 4 - - start pulse hold time thold2 (1) 2 - - start pulse delay time tplh1 cl = 15pf - - 7.7 ns dio signal pulse width pwdio - 1clkp - 2clkp clk1 setup time tsetup3 - 2clkp - - clk1 high pulse width pwclk1 - 5clkp - - clkp period driver output delay time1 tphl1 (2) (4) - - 6 driver output delay time2 tphl2 (3) (4) - - 10 s last data timing tldt - 1clkp - - clkp period clk1-clkp time tclk1-clkp clk1 clkp 4 - - pol-clk1 time tpol-clk1 pol or clk1 14 - - clk1-pol time tclk1-pol clk1 pol or 10 - - ns notes: (1). vcm rsds = +1.1v , vdiff rsds = v rsds p - v rsds n = 200mv (2). the value is specified when the drive voltage value reaches the target output voltage level of 90% (3). the value is specified when the drive voltage value reaches the target output voltage level of 6-bit accuracy. (4). yout load condition (refer to figure 6) figure 6. yout load condition y1 y2 y384 30pf 10k ? 20k ? 30pf 20k ? 30pf measure point
S6C1108 6 bit 384 channel rsds source driver 18 waveforms clkp-clkn (rsds) input dio1; shl=h dio2; shl=l dxxp-dxxn (rsds) even odd even odd 1st data 2nd data invalid output dio1; shl=h dio2; shl=l tsetup2 vihrsds 0v vilrsds thold2 70% clkp-clkn vihrsds 0v vilrsds vihrsds 0v vilrsds tsetup1 tsetup1 thold1 thold1 clkp-clkn dxxp-dxxn input dio1; shl=h dio2; shl=l clk1 pol pwdio odd even odd even odd even tplh1 tclk1- clkp 70% 30% 30% 70% tpol-clk1 tldt pwclk1 tclk1-pol 30% 70% 30% 70% invalid pwclk(l) pwclk(h) pwclk 70% 70% 90% y1 to y384 hz tphl1 tphl2 50% 50% 50% 50% 50% 10% 10% 50% 50% 50% 50% 50% 50% figure 7. waveforms
6 bit 384 channel rsds source driver S6C1108 19 relationships between clk1, start pulse (dio1, dio2) and blanking period tldt invalid data clkp-clkn (rsds) dio1 input (dio2 input) clk1 dxxp-dxxn (rsds) min. 2(clkp-clkn) 0.5vdd1 hi-z vgma8 - vgma14 vgma1 - vgma7 clk1 pol y 2n-1 :odd number output y 2n :even number output vgma1 - vgma7 vgma1 - vgma7 vgma8 - vgma14 hi-z hi-z hi-z vgma8 - vgma14 1(clkp-clkn) blanking time = min. 4(clkp-clkn) tsetup3 pwclk 1st data first data in the next line 2nd data nth data n-1th data last data figure 8. waveforms
S6C1108 6 bit 384 channel rsds source driver 20 rsds data timing diagram b[0] 1 b[1] 1 b[0] 2 b[1] 2 b[0] 3 b[1] 3 b[0] 4 b[1] 4 b[2] 1 b[3] 1 b[2] 2 b[3] 2 b[2] 3 b[3] 3 b[2] 4 b[3] 4 b[4] 1 b[5] 1 b[4] 2 b[5] 2 b[4] 3 b[5] 3 b[4] 4 b[5] 4 g[0] 1 g[1] 1 g[0] 2 g[1] 2 g[0] 3 g[1] 3 g[0] 4 g[1] 4 g[2] 1 g[3] 1 g[2] 2 g[3] 2 g[2] 3 g[3] 3 g[2] 4 g[3] 4 g[4] 1 g[5] 1 g[4] 2 g[5] 2 g[4] 3 g[5] 3 g[4] 4 g[5] 4 r[0] 1 r[1] 1 r[0] 2 r[1] 2 r[0] 3 r[1] 3 r[0] 4 r[1] 4 r[2] 1 r[3] 1 r[2] 2 r[3] 2 r[2] 3 r[3] 3 r[2] 4 r[3] 4 r[4] 1 r[5] 1 r[4] 2 r[5] 2 r[4] 3 r[5] 3 r[4] 4 r[5] 4 clkp-clkn input dio: shl=h doi: shl=l d00p/n d01p/n d02p/n d10p/n d11p/n d12p/n d20p/n d21p/n d22p/n tsetup2 thold2 tsetup1 thold1 tsetup1 thold1 figure 9. rsds data timing diagram

▲Up To Search▲

Price & Availability of S6C1108

	To Download S6C1108 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .